LH5492

$4\text{K}\times9\text{ Clocked FIFO}$

FEATURES

- Fast Cycle Times: 25/30/35 ns Frequency: 40/33/28.5 MHz
- Parallel Data In; Parallel Data Out
- Two Read Enable Inputs and Two Write Enable Inputs, Sampled on Rising Edge of the Appropriate Clock
- Fast-Fall-Through Time Internal Architecture Based on CMOS Dual-Port SRAM Technology, 4096 × 9
- Independently-Synchronized Operation of Input Port and Output Port
- Full, Half-Full, Almost-Empty/Full, and Empty Flags
- Three-State Outputs with Output Enable
- May be Used for Bidirectional Bus Interfaces
- May be Used to Interface between Buses of Different Word Widths
- Reset/Reread Capability
- TTL and CMOS Compatible I/O
- Package: 32-Pin PLCC

FUNCTIONAL DESCRIPTION

The LH5492 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port RAM technology, capable of containing up to 4096 nine-bit words. A single LH5492 FIFO can input and output nine-bit bytes; it has one nine-bit parallel input (write) port, and one nine-bit parallel output (read) port. Multiple write enables and read enables support paralleling LH5492s for greater-word-width operation, in order to achieve a *wider* 'effective FIFO.' The paralleled LH5492 combination remains capable of performing all of the operations which a standalone LH5492 can perform. Thus, if two LH5492s are paralleled, the combination can input and output 18-bit halfwords. This paralleling scheme extends to an *arbitrary* number of paralleled LH5492s, although some external logic is required for more than two.

The LH5492 architecture supports synchronous operation, tied to two independent free-running clocks at the input and output ports respectively. However, these 'clocks' also may be aperiodic, asynchronous 'demand' signals; they do not need to be synchronized with each other in any way. Almost all control input signals and status output signals are synchronized to these clocks, to simplify system design. The input and output ports operate altogether independently of each other, except when the FIFO becomes either totally full or else totally empty.

Two edge-sampled enable control inputs, WEN₁ and WEN₂, are provided for the input port; and two more such control inputs, REN₁ and REN₂, are provided for the output port. These synchronous control inputs may be used as write demands and read demands respectively, when an LH5492 is interfaced to continuously-clocked synchronous systems. Data flow is initiated at a port by the rising edge of the clock signal corresponding to that port, and is gated only by the appropriate edge-sampled enable control input signal(s).

The following FIFO status flags monitor the extent to which the internal memory has been filled: Full, Half-Full, Almost-Empty/Full, and Empty. The Almost-Empty/Full flag is asserted whenever the internal memory is either within eight locations of 'empty,' or else within eight locations of 'full.' The Half-Full flag serves to distinguish the 'almost-empty' condition from the 'almost-full' condition. Also, during fully-synchronous operation, the Full flag may be tied directly to WEN₁ or to WEN₂, and the Empty flag likewise may be tied directly to REN₁ or REN₂, in order to prevent overrunning or underrunning the internal FIFO boundaries. (See Figure 10.)

PIN CONNECTIONS





Figure 1. Pin Connections for PLCC Package

FUNCTIONAL DESCRIPTION (cont'd)

Alternatively, the enabling of write or read operations may be controlled entirely by external system logic, while

the flags serve strictly as system interrupts. This design approach works well when the input port clock and the output port clock are not synchronized to each other.





SIGNAL/PIN DESCRIPTIONS

PIN	SIGNAL NAME/DESCRIPTION				
RS	Reset. An assertive-LOW input which initializes the internal address pointers and flags.				
WCK	Write Clock. A free-running clock input for write operations.				
RCK	Read Clock. A free-running clock input for read operations.				
$D_0 - D_8$	Data Inputs. $D_0 - D_8$ are sampled on the rising edge of WCK, whenever both WEN ₁ and WEN ₂ are being asserted.				
$Q_0 - Q_8$	Data Outputs. $Q_0 - Q_8$ are updated following the rising edge of RCK, whenever both REN ₁ and REN ₂ are being asserted.				
WEN ₁	Write Enable 1. An assertive-HIGH input signal which is sampled on the rising edge of WCK to control the flow of data into the FIFO. Both WEN_1 and WEN_2 must be asserted in order to enable a write operation.				
WEN ₂	Write Enable 2. An assertive-HIGH input signal which is sampled on the rising edge of WCK to control the flow of data into the FIFO. Both WEN_1 and WEN_2 must be asserted in order to enable a write operation.				
REN ₁	Read Enable 1. An assertive-HIGH input signal which is sampled on the rising edge of RCK to control the flow of data out of the FIFO. Both REN ₁ and REN ₂ must be asserted in order to enable a read operation.				
REN ₂	Read Enable 2. An assertive-HIGH input signal which is sampled on the rising edge of RCK to control the flow of data out of the FIFO. Both REN1 and REN2 must be asserted in order to enable a read operation.				
FF	Full Flag. An assertive-LOW output indicating when the FIFO is full.				
HF	Half-Full Flag. An assertive-LOW output indicating when the FIFO is more than half full.				
AEF	Almost-Empty/Full. An assertive-LOW output indicating when the FIFO either is within eight locations of full, or else is within eight locations of empty.				
EF	Empty Flag. An assertive-LOW output indicating when the FIFO is empty.				
ŌĒ	Output Enable. An assertive-LOW signal which, when asserted, places the data outputs $Q_0 - Q_8$ in a low-impedance state.				

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING
Supply Voltage to Vss Potential	-0.5 V to 7 V
Signal Pin Voltage to V _{SS} Potential ³	-0.5 V to V_{CC} + 0.5 V
DC Output Current ²	±40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.
- 3. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns, once per cycle.

OPERATING RANGE

SYMBOL	PARAMETER	MIN	MAX	UNIT
TA	Temperature, Ambient	0	70	°C
V _{cc}	Supply Voltage	4.5	5.5	V
Vss	Supply Voltage	0	0	V
VIL	Logic LOW Input Voltage ¹	-0.5	0.8	V
Vih	Logic HIGH Input Voltage	2.2	V _{CC} + 0.5	V

NOTE:

1. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
ILI	Input Leakage Current	V_{CC} = 5.5 V, V_{IN} = 0 V to V_{CC}	-10	10	μA
I _{LO}	Output Leakage Current	$\overline{OE} \geq V_{IH}, 0 \ V \leq V_{OUT} \leq V_{CC}$	-10	10	μA
Vol	Output LOW Voltage	I _{OL} = 8.0 mA		0.4	V
V _{OH}	Output HIGH Voltage	I _{OH} = -2.0 mA	2.4		V
I _{CC}	Average Supply Current ¹	Measured at $f_C = max$		150	mA
I _{CC2}	Average Standby Current ¹	All Inputs = V _{IH}		35	mA

NOTE:

 Icc and Icc2 are dependent upon actual output loading and cycle rates. Specified values are with outputs open; and, for Icc, operating at minimum cycle times.

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Input Timing Reference Levels	1. 5 V
Output Reference Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE 1,2

PARAMETER	RATING
C _{IN} (Input Capacitance)	7 pF
C _{OUT} (Output Capacitance)	7 pF




Figure 3. Output Load Circuit

NOTES:

1. Sample tested only.

2. Capacitances are maximum values at 25 $^{\rm o}C$, measured at 1.0 MHz with V_IN = 0 V.

AC ELECTRICAL CHARACTERISTICS ¹ (V_{CC} = 5 V \pm 10%, T_A = 0°C to 70°C)

SYMBOL	DESCRIPTION	-	-25		-30		-35	
STMBOL		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f _C	Cycle Frequency	_	40	_	33.3	_	28.5	MHz
t _{WC}	Write Clock Cycle Time	25	_	30	_	35	-	ns
t _{WH}	Write Clock HIGH Time	10	_	12	_	14	_	ns
t _{WL}	Write Clock LOW Time	10	_	12	_	14	_	ns
t _{RC}	Read Clock Cycle Time	25	-	30	-	35	-	ns
t _{RH}	Read Clock HIGH Time	10	_	12	_	14	-	ns
t _{RL}	Read Clock LOW Time	10	_	12	_	14	_	ns
t _{DS}	Data Setup Time to Rising Clock	10	_	10	_	10	_	ns
t _{DH}	Data Hold Time from Rising Clock	0	_	0	_	0	-	ns
t _{ES}	Enable Setup Time to Rising Clock	10	_	10	_	10	_	ns
t _{EH}	Enable Hold Time from Rising Clock	0	-	0	_	0	_	ns
t _A	Data Output Access Time	_	20	_	22	_	25	ns
t _{OH}	Output Hold Time from Rising RCK	5	_	5	_	5	_	ns
t _{QL}	OE to Data Outputs Low-Z ²	1	_	1	_	1	-	ns
t _{QZ}	\overline{OE} to Data Outputs High-Z ²	_	10	_	11	_	12	ns
t _{OE}	Output Enable to Data Valid	_	10	_	11	_	12	ns
t _{EF}	Clock to Empty Flag Valid	-	20	_	22	_	25	ns
t _{FF}	Clock to Full Flag Valid	-	20	_	22	_	25	ns
t _{HF}	Clock to Half Flag Valid	-	35	_	37	_	40	ns
t _{AEF}	Clock to AEF Flag Valid	_	35	_	37	_	40	ns
t _{RS}	Reset Pulse Width	25	_	30	-	35	_	ns
t _{RSS}	Reset Setup Time ³	10	_	12	_	15	-	ns
t _{RF}	Reset LOW to Flag Valid	_	30	_	32	_	35	ns
t _{RQ}	Reset to Data Outputs LOW	_	20	_	22	_	25	ns
t _{FRL}	First Read Latency ⁴	18	_	19	_	20	_	ns
t _{FVVL}	First Write Latency ⁵	18	_	19	_	20	_	ns

NOTES:

1. All timing measurements performed at 'AC Test Condition' levels.

2. Value guaranteed by design; not currently production tested.

t_{RSS} need not be met unless either a rising edge of WCK occurs while WEN₁ and WEN₂ both are being asserted, or else a rising edge of RCK occurs while REN₁ and REN₂ both are being asserted.

4. tFRL is the minimum first-write-to-first read delay, following an empty condition, which is required to assure valid read data.

5. tFWL is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.

OPERATIONAL DESCRIPTION

Reset

The device is reset whenever the asynchronous reset input ($\overline{\text{RS}}$) is asserted, i.e., taken to a LOW state. A reset operation is required after power up, before the first write operation occurs. The reset operation initializes both the read and write address pointers to the first physical memory location. After the falling edge of $\overline{\text{RS}}$, the status flags ($\overline{\text{FF}}$, $\overline{\text{HF}}$, $\overline{\text{AEF}}$, and $\overline{\text{EF}}$) are updated to indicate a valid empty condition.

Write and/or read operations need not be deactivated during a reset operation, but failure to do so requires observance of the Reset Setup Time (tRSS) to assure that the first write and/or first read following reset will occur predictably.

If no read operations have been performed following a reset operation, then the 'previous data' word being held in the output register consists of all zeroes. This data word is seen on the output bus $(Q_0 - Q_8)$ whenever the output enable (\overline{OE}) is being held LOW.

Write

A write operation consists of storing parallel data from the data inputs to the FIFO memory array. A write operation is initiated on the rising edge of the Write Clock input (WCK), whenever both of the edge-sampled Write Enable inputs (WEN₁ and WEN₂) are held HIGH for the prescribed setup times and hold times. Setup times and hold times must also be observed for the Data In pins (D₀–D₈).

When a full condition is reached, write operations should be ceased, in order to prevent overwriting unread data. The state of the four status flags has no direct effect on write operations; that is, the execution of write operations is gated only by WEN1 and WEN2, and the internal logic of the LH5492 itself has no interlock to prevent overrunning valid data after the internal write pointer 'wraps around' and catches up to the read pointer – and passes it, if writing is continued. Figure 10 illustrates how such an interlock may be implemented by means of external connections.

Following the first read operation from a full FIFO, another memory location becomes freed up, and the Full Flag is deasserted ($\overline{FF} = HIGH$). The next write operation should begin no earlier than a First Write Latency time (t_{FWL}) after the first read operation from a full FIFO, in order to assure that a correct data word is written into the FIFO memory.

Read

A read operation consists of loading parallel data from the FIFO memory array to the output register. A read operation is initiated on the rising edge of the Read Clock input (RCK), whenever both of the edge-sampled Read Enable inputs (REN₁ and REN₂) are held HIGH for the prescribed setup times and hold times. Read data becomes valid on the Data Out pins $(Q_0 - Q_8)$ by a time t_A after the rising edge of RCK, provided that the Output Enable (\overline{OE}) is being held LOW. \overline{OE} is an assertive-LOW asynchronous input. When \overline{OE} is taken LOW, the $Q_0 - Q_8$ outputs are driven (i.e., are in a low-Z state) within a minimum time t_{QL}. When \overline{OE} is taken HIGH, the $Q_0 - Q_8$ outputs are in a high-Z state within a maximum time t_{QZ}.

When an empty condition is reached, read operations should be ceased, until a valid write operation(s) has loaded additional data into the FIFO. The state of the four status flags has no direct effect on read operations; that is, the execution of read operations is gated only by REN1 and REN2, and the internal logic of the LH5492 itself has no interlock to prevent underrunning valid data after the internal read pointer 'wraps around' and catches up to the write pointer – and passes it, if reading is continued. Figure 10 illustrates how such an interlock may be implemented by means of external connections.

Following the first write to an empty FIFO, the Empty Flag (\overline{EF}) is deasserted $(\overline{EF} = HIGH)$. The next read operation should begin no earlier than a First Read Latency time (t_{FRL}) from the first write operation into an empty FIFO, in order to ensure that correct read data is retrieved.

Status Flags


Status Flags are included for Full (\overline{FF}), Half-Full (\overline{HF}), Almost-Empty/Full (\overline{AEF}), and Empty (\overline{EF}). These flags are updated at the boundary conditions given in Table 1. Flag transitions follow the appropriate rising clock edge during an enabled read or write operation. The \overline{AEF} flag is asserted whenever the FIFO either is less than eight locations away from an empty boundary, or else is less than eight locations away from a full boundary.

A separate indicator for Almost-Empty may be generated by a logical NOR of AEF with the inversion of HF. An indicator for Almost-Full may be generated by a NOR of AEF with HF. From an assertive-HIGH perspective, the NOR gate effectively is performing an AND operation in both of these cases.


Reset, Reread


The FIFO can be made to reread previously read data through a reset operation, which initializes the internal read-address and write-address pointers to the first physical location in the FIFO memory (location zero). The status flags are updated to indicate an empty condition; but up to 4096 data words which previously had been written into and/or read from the FIFO still then remain in the FIFO memory array. The status flags may be ignored, and data may be reaccessed by subsequent read operations. The First Read Latency (t_{FRL}) specification does not apply to reset/reread operations, since no new data words are being written to the FIFO following the reset operation.


TIMING DIAGRAMS


















C C							
FLAG STATUS			VALID WRITE CYCLES REMAINING		VALID READ CYCLES REMAINING		
EF	AEF	HF	FF	min	max	min	max
0	0	1	1	4096	4096	0	0
1	0	1	1	4089	4095	1	7
1	1	1	1	2048	4088	8	2047
1	1	0	1	8	2047	2048	4088
1	0	0	1	1	7	4089	4095
1	0	0	0	0	0	4096	4096

Table 1.	Flag	Definitions
----------	------	-------------




Figure 8. Half-Full Flag Timing




Figure 9. Almost-Full Flag Timing

OPERATIONAL MODES

Synchronous Read and Write Operations

Read and Write operations may be performed in synchronism with each other by deriving WCK and RCK from a *common* system clock. In this case, the Write Enable (WEN₁ and WEN₂) and Read Enable (REN₁ and REN₂) inputs all get sampled at the same clock rising edge.

This type of synchronous read/write operation ensures that flag outputs always satisfy the required setup and hold times for the WEN₁, WEN₂, REN₁, and REN₂ inputs. Thus, the Full Flag output (FF) may be tied directly to either WEN₁ or WEN₂, to prevent 'overrun' write operations when the full condition is reached, while the other Write Enable input remains available for system control. Likewise, the Empty Flag output (EF) may be tied directly to either REN₁ or REN₂, to prevent 'underrun' read operations when the empty condition is reached, while the other control. Because the enable input remains available for system control.

Asynchronous Read and Write Operations

Write operations and read operations also may be performed completely asynchronously, relative to each other, when the WCK input and the RCK input are derived from the clock signals of *different* systems. Under these conditions, status-flag transitions occur relative to two unpredictably-related clock edges. Therefore, these flags should not be used to drive Write Enable or Read Enable inputs directly, since they do not always satisfy valid setup times and hold times.

Instead, it is recommended that these enable signals be *controlled* by the user, in order to ensure that adequate setup times and hold times are maintained. If the FIFO becomes either completely full or completely empty, then some synchronization between read and write operations at the full or empty boundaries becomes necessary to prevent timing violations.

When the FIFO is operating in this manner, the Almost-Empty/Full flag and the Half-Full flag should be used to provide some advance warning, to avoid overrunning or underruning a FIFO internal boundary. Typically, these flags are used as system interrupts. When an interrupt is received by the faster of the two systems, a predefined block of data then may be transferred at the maximum data rate, as long as there is known to be sufficient room for it. In this way the full and empty boundaries are never reached, and yet maximum data throughput is maintained.




Figure 10. Synchronous Operation




Figure 11. Asynchronous Operation

Depth Expansion

Increased FIFO depth may be realized by using multiple LH5492 devices. The availability of two enable control inputs for each port assists in this expansion. For either the input port or the output port, one enable input may be used for system control, while the other is driven by decode logic to direct the flow of data. Typically, this decode logic alternates accesses sequentially from one device to the next. Status flags are then derived from the last device in the sequence. The simplest form of this decode logic consists of a single toggle flipflop, which alternates access between two devices for every enabled clock cycle as shown in Figure 13.





Figure 12. FIFO Depth Expansion (8192 × 9)





Interface Between Different Bus Widths

Applications which require interface between system buses of different word widths also may be implemented with multiple LH5492 devices. Essentially, one port may be configured for greater FIFO depth, while the other port is configured for greater word width. Referring to Figures 14 and 15, the wide-word port accesses data simultaneously from multiple devices, while the narrow-word port uses decode logic to direct the flow of data between two or more devices.




Figure 14. 8K \times 9-Bit to 4K \times 18-Bit Bus




Figure 15. 4K \times 18-Bit to 8K \times 9-Bit Bus

Bidirectional Operation

Applications which require bidirectional data buffering between two systems may be realized by operating LH5492 devices in parallel, but in opposite directions. The Data In pins of one device may be tied to the corresponding Data Out pins of another device operating in the opposite direction, to form a single bidirectional bus interface. Care must be taken to assure that the appropriate clock, enable, and flag signals are routed to each system. The extra enable control signals may be used to extend FIFO depth, or to interface bidirectional buses of different word widths.

Width Expansion

Any of the previously described applications can be extended in word width by operating groups of these device configurations in parallel. The enable setup and hold times should be satisfied for *all* devices, in order to ensure that all width-expanded devices respond *identically* to the same sequence of events.





Figure 16. Bidirectional Operation

PACKAGE DIAGRAM



32-pin, 450-mil PLCC

ORDERING INFORMATION

